Summary of Study | Summary of Branches | All Subject Groups | All Subjects | List of Roles | Explanatory Notes               Instructions

---

B0B35LSP	Logic systems and processors
Roles:	PO, PV, P, PZ	Extent of teaching:	2P+2L
Department:	13135	Language of teaching:	CS
Guarantors:	Hurák Z.	Completion:	Z,ZK
Lecturers:	Hlinovský M., Šusta R.	Credits:	6
Tutors:	Hlinovský M., Šusta R.	Semester:	L

Web page:

https://dcenet.fel.cvut.cz/edu/fpga/

Anotation:

The course introduces computing resources' basic hardware structures, design, and architecture. It provides an overview of the possibilities of performing data operations at the hardware level and designing embedded processor systems with peripherals on modern FPGA programmable logic circuits, which are increasingly widely used today. Students will learn their description in VHDL, from logic to more complex sequential circuits to practical finite state machine (FSM) designs. They will also master the correct design procedure using circuit simulation. Practical problems are solved using development boards that hundreds of leading universities worldwide also use. The course ends with RISC-V processor structure, cache, and pipeline processing. [last updated January 2024]

Study targets:

Introduction into computers systems and basic constructions of computers peripherials.

Course outlines:

1.		Introduction. The logical cube and equations of logical functions from the Karnaugh maps.
2.		De Morgan's theorem and its application. Shannon's expansion. Basic building blocks and structure of FPGA circuits.
3.		From C to VHDL: basic notation, number conversion, and multiplexer usage.
4.		Examples of the use of concurrent statements. Introduction to the 2nd practice problem.
5.		Sequential domain of VHDL.
6.		Gate delays. Gambling in combinational circuits and the need to eliminate them with synchronous circuits. Latches and synchronous per rising edge. Their usage in VHDL.
7.		Basic synchronous circuits with DFF, feelings.
8.		Shift registers and examples of their use.
9.		From counters up down through controllers to general Finite State Machine (FSM) of Moore type.
10.		Communication between FSMs, from FSM to processor controllers.
11.		The structure of the RISC V processor, its basic 32I version, and the instruction flow.
12.		The processor memory system: the cache.
13.		Memory paging. Instruction pipelining, data hazards, and branch predictors.
14.		Advanced FPGA design topics - soft-core processors.

[last updated January 2024]

Exercises outline:

Literature:

Šusta R.: Binární prerekvizita (29 stran) Šusta R.: Logické obvody na FPGA (135 stran) Šusta R.: Uvod do VHDL I. - souběžné příkazy - (96 stran) Šusta R.: Úvod do VHDL II. - sekvenční příkazy - (70 stran) - dosud nedokončená verze beta 0.51 z 6.6.2023. * Všechny učebnice jsou dostupné v PDF verzi na veřejné stránce předmětu: https://dcenet.fel.cvut.cz/edu/fpga/navody.aspx

Requirements:

Boolean algebra, logic circuits

Keywords:

computer technology, hardware, logic circuits, FSM, finite state machines, HDL

Subject is included into these academic programs:

Program	Branch	Role	Recommended semester
BPOI2_2016	Internet of Things	PO	4
BPOI2_2018	Internet of Things	PZ	4
BPKYR_2016	Common courses	P	3
BPKYR_2021	Common courses	P	4
BPSIT_2021	Common courses	PV	4
BPSIT4_2021	Technologie internetu věcí	PV	4

---

Page updated 21.11.2024 15:51:43, semester: Z/2024-5, Z/2025-6, L/2023-4, L/2024-5, Send comments about the content to the Administrators of the Academic Programs

Proposal and Realization: I. Halaška (K336), J. Novák (K336)